## SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

#### FIELD OF THE INVENTION

[0001]

The present invention relates to a semiconductor integrated circuit device. More specifically, the invention relates to the semiconductor integrated circuit device having a clock synchronous type circuit that operates in synchronization with either of a rising edge flank or a falling edge flank of a reference clock.

### BACKGROUND OF THE INVENTION

[0002]

When the clock synchronous type circuit including a plurality of flip-flops (that will be referred below as F/Fs) that operate in synchronization with the reference clock is formed in the semiconductor integrated circuit device such as an ASIC (Application Specific Integrated Circuit), the reference clock is supplied to each of the F/Fs using a plurality of clock buffer circuits for distributing the reference clock.

20 [0003]

15

25

Fig. 7 is a circuit diagram showing a conventional clock buffer circuit provided for a semiconductor integrated circuit device, and Fig. 8 is a timing diagram showing input and output waveforms for the clock buffer circuit shown in Fig. 7. Fig. 9 is a circuit diagram showing a configuration of clock tree

synthesis using the clock buffer circuit shown in Fig. 7.

[0004]

10

15

20

As shown in Fig. 7, the conventional clock buffer circuit includes a first inverter 5 and a second inverter 6. inverter 5 is constituted from a P-channel field-effect transistor (that will be referred below as a P-channel transistor) 51 and an N-channel field-effect transistor (that will be referred below as an N-channel transistor) 52. Gates of the P-channel transistor 51 and the N-channel transistor 52 are interconnected, and drains of the P-channel transistor 51 and the N-channel transistor 52 are interconnected. The P-channel transistor 51 and the N-channel transistor 52 use different types of carriers in The reference clock is input to the respective gates of the P-channel transistor 51 and the N-channel transistor 52. The second inverter 6 for driving a load is constituted from a P-channel transistor 61 and an N-channel transistor 62. gates of the P-channel transistor 61 and the N-channel transistor 62 are interconnected, and the drains of the P-channel transistor 61 and the N-channel transistor 62 are interconnected. of the P-channel transistors 51 and 61 are connected respectively to a power supply VDD, while the sources of the N-channel transistors 52 and 62 are connected respectively to a ground potential GND.

[0005]

25 Since the conventional clock buffer circuit is based on an

assumption that the clock buffer circuit is for general-purpose use in a device such as the ASIC, the clock buffer circuit outputs a waveform that is the same as the input reference clock so as to accommodate both the clock synchronous type circuit that operates in synchronization with the rising edge flank of the reference clock and the clock synchronous type circuit that operates in synchronization with the falling edge flank of the reference clock. When the reference clock with a duty cycle of 50% has been input, for example, the clock buffer circuit outputs a pulse train with the duty cycle of 50% having substantially same delays in rise and fall times and with the rising and falling edges flank that are the same as those of an input waveform.

[0006]

10

15 For this reason, in the conventional clock buffer circuit, the P-channel transistor of each of the inverters is formed to be larger than the N-channel transistor. In other words, the P-channel transistor is formed to have a gate width wider than the N-channel transistor. More specifically, as shown in Fig. 7, the first inverter 5 in a front stage is formed of the P-channel transistor 51 having a gate width Wp of 8.472 μ m and the N-channel transistor 52 having a gate width Wn of 2.82 μ m, while the second inverter 6 in a back stage is formed of the P-channel transistor 61 having the gate width Wp of 16.944 μ m and the N-channel transistor 62 having the gate width Wn of 6.24 μ m.

A transistor size ratio Wp/Wn of the first inverter 5 then becomes 3.00, while the transistor size ratio of Wp/Wn of the second inverter 6 becomes 2.72. This arrangement is adopted because when a transistor size is the same, the P-channel transistor has lower driving capability than the N-channel transistor.

[0007]

5

10

15

20

In the conventional semiconductor integrated circuit device, the clock tree synthesis as shown in Fig. 9, which will be referred to below as CTS, was performed using a clock buffer circuit 50 described above. The clock having same duty ratio and skew is thereby distributed to a plurality of F/Fs provided for the clock synchronous type circuit. Fig. 9 shows an example where posedege F/Fs 60 that operate at the rising edge flank of the reference clock are connected to the CTS.

[8000]

Patent document 1, for example, proposes a configuration in which the transistor size ratio of the P-channel transistor and the N-channel transistor in a CMOS circuit is made asymmetrical in order to transmit a signal through the semiconductor integrated circuit device at high speed.

[0009]

[Patent Document 1]

JP Patent Kokai Publication No. JP-A-8-181596

25 SUMMARY OF THE DISCLOSURE

[0010]

Since the semiconductor integrated circuit device in recent years is also employed in cellular phones and mobile terminals such as a PDA, reduction in power consumption, together with faster processing are more increasingly demanded.

[0011]

However, in the conventional semiconductor integrated circuit as described above, the P-channel transistor in the clock buffer circuit is formed to be larger (usually on the other of two or three times larger) than the N-channel transistor, a gate capacity of the P-channel transistor increases. An input capacity of the clock buffer circuit thus increases.

[0012]

10

Accordingly, when the above-mentioned CTS is performed 15 using the conventional clock circuit, the clock buffer circuit having the larger input capacity becomes the load for the clock buffer circuit in its preceding stage. A number of the clock buffer circuits that can be connected as loads is therefore restricted, resulting in an increase in the number of the clock buffer circuits constituting the CTS. For this reason, charging 20 and discharging currents that passes through the CTS in response to switching operations using the reference clock increase. Thus, a problem has arisen that the semiconductor integrated circuit device consumes much more 25 current.

[0013]

In a case of the clock synchronous type circuit that operates in synchronization with either of the rising edge flank or the falling edge flank of the reference clock, in particular, when the CTS is performed using the conventional clock buffer circuit, the circuit in its subsequent stage will be driven by the P-channel transistor of a large size at an unnecessary edge flank of the reference clock. Thus, a problem has arisen that the CTS consumes more current than is necessary.

10 [0014]

15

20

The present invention has been made to solve the problems with the conventional art, as described above. It is therefore an object of the invention to provide a semiconductor integrated circuit device that reduces charging and consumed in CTS, thereby reducing current consumption throughout entire circuits of the semiconductor integrated circuit device.

[0015]

In order to achieve the object described above, there is provided a semiconductor integrated circuit device according to the present invention, i. e., a semiconductor integrated circuit device including a clock synchronous type circuit that operates in synchronization with one of a rising edge flank and a falling edge flank of a reference clock and a plurality of clock buffer circuits for distributing the reference clock to the clock synchronous type circuit.

25

In the device, each of the clock buffer circuits comprises an inverter which includes:

- a first transistor for driving a load at one of the edges flank of the reference clock with which the clock synchronous type circuit does not operate in synchronization; and
- a second transistor for driving the load at the other edge flank of the reference clock with which the clock synchronous type circuit operates in synchronization, the type of carriers used in a channel for the second transistor being different from the carrier type of the first transistor and the second transistor being formed to have a gate width larger than the first transistor.

[0016]

10

15

20

Then, it is preferable that the first transistor is a P-channel field-effect transistor, the second transistor is an N-channel field-effect transistor, and the clock synchronous type circuit operates in synchronization with the falling edge flank of the reference clock. Further it is preferred that the gate width of the first transistor is set so that a change in the edge flank is slowed down provided that the pulse waveform of the reference clock is not destroyed.

[0017]

The semiconductor integrated circuit device according to the present invention may comprise:

a first-stage inverter displaced in the input stage of each
of the clock buffer circuits, the first-stage inverter comprising:

the N-channel field-effect transistor having the gate width set properly based on the input capacity of the inverter; and

the P-channel field-effect transistor having the gate width larger than the N-channel field-effect transistor. Alternatively, the semiconductor integrated circuit device may comprise:

a gate circuit displaced in the input stage of each of the clock buffer circuits, for supplying the reference clock to the inverter according to an enable signal, the gate circuit comprising:

the N-channel field-effect transistor having the gate width set properly based on the input capacity of the inverter; and

the P-channel field-effect transistor having the gate width larger than the N-channel field-effect transistor.

[0018]

5

The semiconductor integrated circuit device according to the present invention may have clock tree synthesis constituted using the clock buffer circuits.

[0019]

In the semiconductor integrated circuit device configured 20 as described above, the clock buffer circuit includes the inverter: the inverter includes the first transistor that drives the load at either of the edges flank of the reference clock with which the clock synchronous type circuit does not operate in synchronization and has the gate width that has been set so that 25 a change in the edge flank is slowed down, provided that the

pulse waveform of the reference clock is not destroyed, and the second transistor that drives the load at the other edge flank of the reference clock with which the clock synchronous type circuit operates in synchronization. The type of carriers used the channel of the second transistor is different from the carrier type of the first transistor, and the second transistor is formed to have the gate width larger than the first transistor. Since a size of the first transistor thus can be more reduced than in a prior art, the input capacity of the inverter can be thereby reduced.

# BRIEF DESCRIPTION OF THE DRAWINGS

10

- Fig. 1 is a circuit diagram showing a configuration of a clock buffer circuit of a semiconductor integrated circuit device according to a first embodiment of the present invention;
- Fig. 2 is a timing diagram showing input and output waveforms of the clock buffer circuit shown in Fig. 1;
  - Fig. 3 is a circuit diagram showing a configuration of clock tree synthesis using the clock buffer circuit in Fig. 1;
- Fig. 4 is a circuit diagram showing a configuration of a clock buffer circuit of a semiconductor integrated circuit device according to a second embodiment of the present invention;
  - Fig. 5 is a timing diagram showing input and output waveforms of the clock buffer circuit shown in Fig. 4;
- Fig. 6 is a circuit diagram showing a configuration of clock tree synthesis using the clock buffer circuit shown in Fig.

4;

- Fig. 7 is a circuit diagram showing a configuration of a clock buffer circuit of a conventional semiconductor integrated circuit device;
- Fig. 8 is a timing diagram showing input and output waveforms of the clock buffer circuit shown in Fig. 7; and
  - Fig. 9 is a circuit diagram showing a configuration of clock tree synthesis using the clock buffer circuit shown in Fig. 7.

# 10 PREFERRED EMBODIMENTS OF THE INVENTION

[0020]

Next, the preferred embodiments of the present invention will be described with reference to drawings.

[0021]

## 15 (First Embodiment)

20.

Fig. 1 is a circuit diagram showing a configuration of a clock buffer circuit provided for a semiconductor integrated circuit device according to a first embodiment of the present invention. Fig. 2 is a timing diagram showing input and output waveforms of the clock buffer circuit shown in Fig. 1. Fig. 3 is a circuit diagram showing a configuration of clock tree synthesis using the clock buffer circuit shown in Fig. 1.

[0022]

The clock buffer circuit in this embodiment is configured to be applied to a clock synchronous type circuit that operates in

synchronization with either of a rising edge flank or a falling edge flank of a reference clock. Each of clock buffer circuits constituting the CTS is configured to reduce its input capacity by reducing a size of a transistor for performing driving at the edge flank of the reference clock that is not used for a synchronizing operation.

[0023]

5

10

20

25

As shown in Fig. 1, like a conventional clock buffer circuit, the clock buffer circuit in the first embodiment includes a first inverter 1 and a second inverter 2. The first inverter 1 is constituted from a P-channel transistor 11 and an N-channel transistor 12. Gates of the P-channel transistor 11 and the Nchannel transistor 12 are interconnected, drains of the P-channel transistor 11 and the N-channel transistor 12 are interconnected, and the reference clock is input to the respective gates of the P-channel transistor 11 and N-channel transistor 12. second inverter 2 is constituted from a P-channel transistor 21 and an N-channel transistor 22. The gates of the P-channel transistor 21 and the N-channel transistor 22 are interconnected, the drains of the P-channel transistor 21 and the N-channel transistor 22 are interconnected, and the second inverter 2 drives a load. Sources of the P-channel transistors 11 and 21 are connected respectively to a power supply VDD, while the sources of the N-channel transistors 12 and 22 are connected respectively to a ground potential GND.

[0024]

5

10

25

Generally, in the clock synchronous type circuit that operates in synchronization with either of the rising edge flank of the falling edge flank of the reference clock, even if the rising edge flank or the falling edge flank that is not used for the synchronizing operation does not change abruptly, an operation of the circuit is not affected. Accordingly, the rising edge flank or the falling edge flank that is not used for the synchronizing operation can be slowed down, (or a rise time or a fall time can be prolonged), provided that a waveform of the reference clock is not destroyed by passing through a plurality of gate circuits (clock buffers).

[0025]

The clock buffer circuit in this embodiment outputs pulses

15 having rising edges flank with a slowed down transition and
falling edges flank changing abruptly like the falling edges
flank of conventional pulses, as shown in Fig. 2, provided that
the clock buffer circuit in this embodiment is employed in the
clock synchronous type circuit that operates in synchronization

20 with the falling edge flank alone.

[0026]

For this reason, in the clock buffer circuit in this embodiment, the size of the P-channel transistor 21 in the second inverter 2, which drives the load at the rising edge flank that is not used for the synchronizing operation is reduced, and

the size of the N-channel transistor 22 that drives the load at the falling edge flank used for the synchronizing operation is made to be about the same as a conventional N-channel transistor. The respective sizes of the P-channel transistor 11 and the Nchannel transistor 12 in the first inverter 1 are reduced to match the reduction in the size of the P-channel transistor 21 in the second inverter 2. More specifically, gate widths of the respective transistors in the first inverter 1 are set properly based on the input capacity of the second inverter 2, and a gate width Wp of the P-channel transistor 11 is formed to be wider than a gate width Wn of the N-channel transistor 12 (Wp > Wn). In the second inverter 2 disposed in the subsequent stage, the gate width Wp of the P-channel transistor 21 is formed to be equal to or less than the gate width Wn of the N-channel transistor 22 ( $Wp \leq Wn$ ). Then, a lower limit value of the gate width Wp of the P-channel transistor 21 is set to be a value that does not cause pulse destruction described above.

[0027]

10

15

More specifically, as shown in Fig. 1, the first inverter 1 is formed of the P-channel transistor 11 having a gate width Wp of 4.24  $\mu$  m and the N-channel transistor 12 having a gate width Wn of 2.6  $\mu$  m. The second inverter 2 is formed of the P-channel transistor 21 having a gate width Wp of 6.36  $\mu$  m and the N-channel transistor 22 having a gate width Wn of 6.5  $\mu$  m. Then, a transistor size ratio Wp/Wn of the first inverter 1

becomes 1.63, and the transistor size ratio Wp/Wn of the second inverter 2 becomes 0.98.

[0028]

5

10

In this embodiment, using clock buffer circuits 10 each made up of these two inverters, the CTS as shown in Fig. 3 is As shown in Fig. 3, in this embodiment, for use in constituted. the clock synchronous type circuit that operates i n synchronization with the falling edge flank alone, negedge F/Fs 20 that operate at the falling edge flank of a clock are connected to the CTS. The clock having its delay and skew adjusted based on the falling edge flank of the reference clock is respectively supplied to these F/Fs from the CTS.

[0029]

According to the semiconductor integrated circuit device in this embodiment, by reducing the size of the P-channel 15 transistor of the inverter in a final stage in the clock buffer circuit, (which is the second inverter in this embodiment), a load capacity to be driven by the inverter in its preceding stage, (which is the first inverter in this embodiment), is reduced. Thus, the sizes of the transistors in the inverter in the preceding 20 stage can be correspondingly reduced. The input capacity of the clock buffer circuit can be thereby reduced. Then, by constituting the CTS using the clock buffer circuit of this type, the load capacities to be driven by the preceding-stage clock 25 buffer circuits decrease. Thus, the number of the clock buffer

circuits can be more reduced than in a conventional CTS. Accordingly, charging and discharging currents resulting from switching operations of the CTS are reduced, so that current consumption of the CTS is reduced.

5 [0030]

10

15

20

The CTS has a highest operating rate among circuits formed in the semiconductor integrated circuit device, and the number of clock buffer circuits used for the CTS becomes equal to or larger than several hundreds. Accordingly, the charging and discharging currents resulting from the switching operations of the CTS commands a large share of the current consumption of entire circuits of the semiconductor integrated circuit device. Hence, if the current consumption of the CTS is reduced as in this embodiment, the current consumption of the entire semiconductor integrated circuit device can be greatly reduced.

[0031]

Furthermore, by reducing the sizes of the transistors in each of the inverters in the clock buffer circuit, the current consumption of the clock buffer circuit itself can be reduced, and a layout area can also be reduced.

[0032]

If this embodiment is applied to a CPU core manufactured using a design rule with a gate length of 160 nm, results as shown in Table 1 were obtained.

[0033]

### [Table 1]

	Clock	Conven-	Reduction	Remarks
	Buffer of	tional	Rate	
	Present	Clock		
	Invention	Buffer	i	
Layout	6.72 X 5.04	8.4 X 5.04	80[%]	
Area	(12Grid)	(15Grid)	(-3Grid)	
$[\mu m X \mu m]$			`	
Input	0.00974	0.016	60.8[%]	
Capacity				
[pF]		-	•	
Single	0.102	0.167	61.4[%]	Input
Unit Power			' '	Waveform
(1 Toggle)				Slack:
[ m W ]				0.01[nS],
				Output Load:
				at 0.005[pF]
Number of	311	548	56.8[%]	
CTS Used				
[Unit]				
CTS Power	8.11	10.9	74.2[%]	
(100MHz)	,			:
[mW]				

### (For Reference)

Clock Buffer Delay (rise)[nS]	0.350	0.236		Slack Input Waveform: 0.4[nS],
Clock Buffer Delay (fall)[nS]	0.230	0.224	102.7['%]	Output Load: at 0.3[pF]

5

10

[0034]

### (Second Embodiment)

Fig. 4 is a circuit diagram showing a configuration of a clock buffer circuit provided for a semiconductor integrated circuit device according to a second embodiment of the present invention. Fig. 5 is a timing diagram showing input and output waveforms of the clock buffer circuit shown in Fig. 4.

Fig. 6 is a circuit diagram showing a configuration of a clock tree synthesis configuration using the clock buffer circuit shown in Fig. 4.

[0035]

The clock buffer circuit in the second embodiment is configured to include a NAND gate 3 in place of the first inverter, as shown in Fig. 4.

[0036]

As shown in Fig. 4, the NAND gate 3 includes a first P-10 channel transistor 31, a first N-channel transistor 33, a second P-channel transistor 32, and a second N-channel transistor 34. The gates of the first P-channel transistor 31 and the first Nchannel transistor 33 are interconnected, and the drains of the first P-channel transistor 31 and the first N-channel transistor 33 are interconnected. A reference clock CLK is input to the 15 gates of the first P-channel transistor 31 and the first N-channel The drains of the first P-channel transistor 31, transistor 33. the first N-channel transistor 33, and the second P-channel transistor 32 are interconnected, and an enable signal EN is input to the gate of the second P-channel transistor 32. 20 drain of the second N-channel transistor 34 is connected to the source of the first N-channel transistor 33, and the gates of the second P-channel transistor 32 and the second N-channel transistor 34 are interconnected. The source of the first Pchannel transistor 31 and the source of the second P-channel 25

transistor 32 are respectively connected to the power supply VDD, and the source of the second N-channel transistor 34 is connected to the ground potential GND. Herein, an example was shown where an input stage of the clock buffer circuit was replaced from the inverter by the NAND gate 3. An NOR gate or the like rather than the NAND gate can constitute a similar circuit.

[0037]

10

15

Output of the clock buffer circuit in the second embodiment is configured to be controlled by the enable signal EN. When the reference clock with the duty cycle of 50% was input, for example, the clock buffer circuit in this embodiment outputs the pulse train in which the rising edges flank have been slowed down and the falling edges flank have been abruptly changed as in the prior art while the enable signal EN is "High", as shown in Fig. 5. While the enable signal EN is at "Low", the output is fixed at "Low", as shown in Fig. 5.

[0038]

In the clock buffer circuit in this embodiment, in regard to
the first P-channel transistor 31 and the second P-channel
transistor 32, and the first N-channel transistor 33 and the
second N-channel transistor 34 of the NAND gate 3, the gate
width Wp of the first P-channel transistor 31 and the second Pchannel transistor 32 is formed to be wider than the gate width
Wn of the first N-channel transistor 33 and the second N-channel

transistor 34 (Wp > Wn), as in the conventional clock buffer circuit. The gate widths of these transistors are however, properly set based on the input capacity of the inverter 4 in the subsequent stage, as in the first embodiment.

5 [0039]

10

15

25

More specifically, the gate width Wp of the first and second P-channel transistors is formed to be 4.24  $\mu$  m, and the gate width Wn of the first and second N-channel transistors is formed to be 2.6  $\mu$  m, as shown in Fig. 4. The transistor size ratio Wp/Wn of the NAND gate then becomes 1.63 (refer to Fig. 4).

[0040]

In the inverter 4 in the subsequent stage, the gate width Wp of the P-channel transistors is formed to be equal to or less than the gate width Wn of the N-channel transistors (Wp  $\leq$  Wn), as in the second inverter in the first embodiment. The lower limit value of the gate width Wp of the p-channel transistors is then set to the value that does not cause problems such as the pulse destruction and the like.

20 [0041]

In this embodiment, using clock buffer circuits 30 each constituted from the NAND gate 3 and the inverter 4 and the clock buffer circuits 10 in the first embodiment, the CTS is constituted, as shown in Fig. 6. Fig. 6 shows an example of a circuit of two control signals comprising a first clock enable

signal EN1 and a second clock enable signal EN2. Furthermore, the clock buffer circuit in this embodiment is also employed in the clock synchronous circuit that operates in synchronization with the falling edges flank alone, the negative edges (negedges) F/Fs 40 that operate at the falling edges flank of the clock are connected to the CTS. The clock of which the delay and the skew have been adjusted based on the falling edge flank of the reference clock is supplied from the CTS, respectively.

[0042]

According to the semiconductor integrated circuit device in this embodiment, even if output of the clock buffer circuit is controlled by the clock enable signal, its input capacity can be reduced, as in the first embodiment, and by constituting the CTS using the clock buffer circuit, current consumptions of the CTS and the entire semiconductor integrated circuit device can be reduced. The current consumption of the clock buffer circuit is also reduced, and its layout area is also reduced.

[0043]

In the first and second embodiments, an example was shown where the clock buffer circuit of the present invention is employed in the clock synchronous circuit that operates in synchronization with the falling edge flank. The present invention can also be employed in the clock synchronous type circuit that operates in synchronization with the rising edge flank. In this case, the inverters and the NAND gate may be

configured using the large P-channel transistors like those in the prior art and the N-channel transistors smaller than those in the prior art. However, as described above, if the sizes of the P-channel transistor and the N-channel transistor are identical, the N-channel transistor has higher load driving capability than the P-channel transistor. Thus, the sizes of the transistors can be made smaller if the subsequent stage is abruptly driven by the N-channel transistor. Thus, it is preferable that the clock buffer circuit of the present invention is employed in the clock synchronous type circuit that operates in synchronization with the falling edge flank, because by doing so, effects of reducing the current consumption and the layout area can be more appreciably obtained.

[0044]

10

The meritorious effects of the present invention are summarized as follows.

Since the present invention is configured as described above, following effects can be achieved.

[0045]

The clock buffer circuit includes the inverter: the inverter includes the first transistor that drives the load at either of edges flank of the reference clock with which the clock synchronous type circuit does not operate in synchronization and has the gate width that has been set so that a change in the edge flank is slowed down, provided that the pulse waveform of

that drives the load at the other edge flank of the reference clock with which the clock synchronous type circuit operates in synchronization. The type of carriers flowing through the channel of the second transistor is different from the carrier type of the first transistor, and the second transistor is formed to have the gate width larger than the first transistor. The input capacity of the inverter can be thereby reduced.

[0046]

10 Thus, a load capacity of a first-stage inverter disposed in the input stage of the clock buffer circuit or the load capacity to be driven by the gate circuit is reduced. For this reason, since sizes of the transistors in the first-stage inverter or the gate circuit can also be reduced to match the reduction, the input capacity of the clock buffer circuit can be reduced. Then, by 15 constituting the clock tree synthesis using this clock buffer circuit, the load capacity to be driven by the clock buffer circuit in a front stage is reduced. Thus, a number of clock buffer circuits can be more reduced than in a conventional clock tree Accordingly, charging and discharging currents 20 synthesis. resulting from switching operations of the clock tree synthesis are reduced, so that current consumption of the clock tree synthesis is reduced.

[0047]

25 Further, when the current consumption of the clock tree

synthesis is reduced, the current consumption of the entire semiconductor integrated circuit device can be greatly reduced.

It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications may be done without departing the gist and scope of the present invention as disclosed herein and claimed as appended herewith.

Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items may fall under the modifications aforementioned.

10